Abstract-Increasing the speed of computer is one of the important aspects of the Random Access Memory (RAM) and for better and fast processing it should be efficient. In this work, the main focus is to design energy efficient RAM and it also can be accessed through internet. A 128-bit IPv6 address is added to the RAM in order to control it via internet. Four different types of Low Voltage CMOS (LCVMOS) IO standards are used to make it low power under five different WLAN frequencies is taken. At WLAN frequency 2.4GHz, there is maximum power reduction of 85% is achieved when LVCMOS12 is taken in place of LVCMOS25. This design is implemented using Virtex-6 FPGA, Device xc6vlx75t and Package FF484.
INTRODUCTION
The modern era of technology has turned on many things, we are going back to the time when computers have a totally different concept about memory, how it is evolved and about its bright future, began with a vacuum tube, got a breakthrough with solid state memory devices in integrated circuits IC, using transistors technology invented at Bell Labs, developing as a core component of advance memory systems, started out with latches, flip flops, capacitors forming registers. Random Access Memory (RAM) ordinarily adds up in a memory chip form, some are microscopic, small indeed to be retain in one's pocket. RAM has fulfilled a significant character in computers, without RAM we won't be capable of doing what computers are now days able to do, advancing as a key component in modern hardware as they developed frequently. RAM truly adding up to the technology in 1966 when Robert Dennard went on with the primary thought for Dynamic Random Access Memory DRAM in IBM's Research Center, arisen as a notable advancement in computers, aspiring enough for Intel to bring out first RAM 1103 in late 1970's, sizing to 1Kbit 125 bytes of memory, setting up a benchmark as the effective semiconductor and occupied by Hewlett Packard (HP) for their computers.
Before this technology, in 1949 An Wang and Way-Dong Woo at Harvard University laboratory invented Core memory, getting popular and cheap indeed to substitute Drum memory and Vacuum tubes technology in 1960's. Modern computer a system runs at least 256 Byte of RAM, while in gaming it usually goes in Gigabyte (i.e. 1 Gb to 6 Gb). Despite other industries driving the business of memory as well but gaming industry play a vital role in boosting up this technology as they still bought huge advancements in graphics, 3d-animations to provide gamer a healthy environment, demanding speedy systems with a lot of computational power for efficient performance. Current Generations are using DDR2 and DDR3 (i.e. Double Data Rate Ram 2) can run upto 800MHz and 1600MHz maximum respectively, bounded upto 4000Mbps in DDR2 and 8000Mbps in DDR3. In the recent era IPv6 address is added to the targeted VLSI design in order to make internet of things (IOTs) enable VLSI Design as show in figure 1.
Several types of RAMS are utilized today. Dynamic RAM is mostly employed, storing bits of data applying transistors and capacitors coupled as a single cell of memory. Static RAM occupies 4 or more extent of transistors for data storage. Term "Static" refers to constant state and doesn't need to be refreshed while, DRAM must be refreshed or pinged on regular basis to conserve the electric charge on capacitors. Both are volatile, losing the information when power is released. Marketplace, operated via android, iOS and windows phone devices and its information is kept on cloud.
IOT is examined in various FPGA devices to design diverse devices for various applications. As the number of IOT devices are increasing rapidly, results the need to build a smart world of devices with less human influences. General idea of IOT is to assign an IP address to a relative device to be pinged out from remote distance, widely used for real time data collection. In this work energy efficient RAM is implemented on FPGA and making it IoT enable. IoT Enable RAM is operated under following frequency standard of WLAN (Wireless Local Area Network) This gives us feasible option to test the reliability of our target device that is RAM. By this we can connect the target device through WLAN frequency channels and perform communication through these channels.
II. LITERATURE REVIEW
The work in [1] highlight the worthiness of RAM based FPGA testing and proposed a conventional approach relevant to test the structure of RAM based FPGA reporting its configurability deftness while manufacturing. Several approaches with distinct objectives are confronted and then compared with classical buses, outcomes reveals that only three test gets up to the mark, ensuring 100% fault nonredundancy, eventually proposed invariant number of test configurations and short sequences. In [2] research focus on the cryptographic primitives for the security of wireless systems, presents a hardware architecture and RAM based FPGA implementation on FPGA of 64-Bit NESSIE proposal, MISTY1 block cipher, considering eminent throughput essentials, enduring encrypting and decrypting in systems, unfurling of the MISTY1 rounds within a 75-stage pipeline achieving the utmost 12.6 Gbps throughput bearing frequency at 168 MHz. A non-volatile FPGA circuit grounded on Spin-RAM and MRAM technology proposed in [3] , having speedy processing and lower power dissipation, Magnetic Tunnel Junction (MTJs) are occupied as storage components. Multiconfiguration or dynamic FPGA capable of being implementing with a quiet ease and small-scale surface overhead, resulting to become a technological option in multiprocessing circuits. Spin-RAM technology based FlipFlop be utilized to substitute the registers in System-on-chip (SOC) to transform these chips secure and non-volatile.
The work on [4] gives detail discussion on the 8bit encryption/decryption hardware execution on block RAM occupying about 130 slice and 4 BRAMs attaining throughput of 27Mbps, equating with ASIP design resulting increase of 8% in slice number while achieving 12 times more throughput. Mix Column could be proceeding to BRAM through which reducing slice numbers might be conceivable. Also discovered that 8-bit AES can additionally be implemented on 32-bit AES in order to reduce slice numbers and to advances frequency. A non-volatile CMOSSTTRAM hybrid FPGA architecture is introduced in [5] , recognizing its designing challenges, proposed optimization proficiency at multilevel abstraction. The architecture advantage on high integration density of emerging STTRAM devices and reduces the absolute logic by reducing the individual efforts of CMOS latches, experiencing un-optimized state demanding high power in CMOS counterpart comparatively. An effective resistor-divider design paired with application mapping method stationed on preferential storage facilitate in shortening of the overall power ingestion. Shannon decomposition power gating was implemented to significantly abridge the power dissipation. Results show that non-volatile FPGA will have a promising future in computing. The work in [6] tells about the designing of complex systems and promoting FPGA's as the future technology arise in a very short span of time providing modern designing methods, designing in a new manner, leading to maximum utilization of hardware, have already been the best related technology, having multiple benefits due to its flexible platform. On can find appropriate solution of errors while in design phase, also facilitates in software modeling and emulation. By using FPGA we have derived a new methodology that bus memory system has a bit reflection to superiority of modern systems.
The discussion in [7] shows the implementation of FPGA unprecedented extending chances to implement single chip (DLM) Distributed Logic-Memory architectures effectively with a recognizable hardware path that can calculate precedence among memory partitions, can substantially amend the functioning and energy efficiency of intensive memory applications peculiarly those components that presents irregular access data convention in algorithmic phase. While implementing DLM baffles unique disputes to an FPGA designer in several cases of partitioning and organizing various memory sources, directing effective data transmitting between on and off-chip memory systems. Proposed a hypothetical memory partitioning strategy using annealing algorithm, prevailing partitioning solutions offering parallelized access. The security and privacy issues of wireless sensor systems is highlighted in [8] , caused by excess deployment, In order to attain the secrecy of system peculiar cryptographic techniques are used. It can also be practiced in software applying on lower end embedded hardware or in hardware via FPGAs. Author proposed a two distinct FPGA/CPLD implementation of PRESENT (i.e. a lightweight encryption algorithm applicable for Wireless Sensor Networks), obtaining reasonable throughput, notable strategy is to utilize maximum potential of RAM blocks promoting internal states storage, therefore slice counts are reduced. In [13] four different types of low power CMOS (LVCMOS) is implemented for energy efficient frequency meter design on Virtex-6 FPGA Energy efficient finite impulse response (FIR) filter is implemented using thermal aware approach in [14] . In [15] Figure 2 shows top level schematic of IoT enable RAM which contains 128-bit IPv6 address by which we can control the target device through internet. Other inputs include din, read address (raddr), write address (waddr), clock (clk), read (re) and write (we) and where as output is dout which is of 32-bits. When the RAM is operated at the frequency of 0.9GHz, it is observed that Clock Power, Signal Power and BRAM Power remains constant at each of the type of LVCMOS where IO Power and Leakage Power are not uniform. Leakage power is reduced up to 0.30% reduction while on using of LVCMOS12 in place of LVCMOS25 as shown in table 2 and figure 4. figure 5 , it can be exmained that Clock Power, Signal Power and BRAM Power have uniform values on all kind of LVCMOS. Leakage power has less power reduction as compared to IO power. It is analyzed that IO power saved power up to 64.98% on taking LVCMOS12 instead of LVCMOS25 with device operating frequency is taken as 2.4GHz. C. Power Consumption Using LVCMOS at 3.6GHz IO power has significant impact on overall power as compared to all other static and dynamic power. At 3.6GHz WLAN frequency and instead of LVCMOS25, LVCOMS12 is taken into consideration; there is 6.46% reduction in total power of the device as shown in table 4 and figure 6. Leakage power is static power which has small reduction as compared to IO power and meanwhile it has less impact on overall power of the RAM. As shown in table 5 and figure 7, Leakage power is reduce up to 1.33% in the case when target device is operating at 5.0GHz frequency and LVCMOS12 is taken in place of LVCOMS12. E. Power Consumption Using LVCMOS at 5.9GHz figure 8 , it can be analyzed that IO power of the target device RAM is condensed up to 65% when WLAN frequency is taken as 5.9GHz and LVCMOS12 is on higher priority as compared to LVCMOS25. As the IO power has the significant impact on total power, due to that it is necessary to examine the IO power of RAM. Table  7 and figure 9 shows the comparison of four available LVCMOS which are driven at different WLAN frequencies. A good amount of power reduction is observed in the target device RAM. It is analyzed that on selecting LVCMOS12 instead of LVCMOS25, there is 64.91%, 88.45%, 65.01%, 65.02% and 65.03% reduction in IO power of the device, when the target device is operated at WLAN frequencies 0.9GHz, 2.4GHz, 3.6GHz, 5.0GHz and 5.9GHz respectively.. This paper deals with design and Implementation of power optimized RAM on 40nm FPGA. This RAM is design as IoTs enable by adding an additional input of 128-bits and through this the RAM can be accessed via internet. Xilinx ISE 14.6 used to simulate this design. Four different types of LVCMOS and five different WLAN frequencies are taken into account. At WLAN frequency 2.4GHz, there is maximum reduction of 85% and at 0.9GHz there is minimum reduction of 64.91% in IO power with using LVCMOS12 instead of LVCMOS25.
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V. FUTURE SCOPE
This design of RAM is implemented using 40nm FPGA, further it can be implemented using 28nm and 16nm ultra scale FPGA. LVCMOS IO standard is used for power efficient design in this work. In future there is a huge scope to reframe se work using other IO standards like Stub Series Terminated Logic (SSTL), High Speed Transceiver Logic (HSTL).
